



EFLX™ Customizable I/O on APB Bus


Updated March 7, 2023

Copyright 2023 Flex Logix Technologies, Inc.


Introduction

- EFLX1K or EFLX4K core can be added to SOCs/MCUs as an Intellectual Property (IP) block.
- Most SOC/MCU buses support the Advanced Microcontroller Bus Architecture (AMBA) buses.
- EFLX1K/4K cores support general purpose I/O functions and are not hard coded to any specific interface bus.
- EFLX1K/4K can be configured with the ability to interface to one of the AMBA buses and to become a building block in the SOC/MCU and make it easier to integrate without impacting other functionality.
- AMBA buses all use either input or output signals and not bidirectional signaling which allows EFLX1K/4K to interface directly onto these buses.

EFLX Integrated into ARM Cortex M0 MCU




EFLX1K/4K Logic RBBs & DSPs



Logic RBB


- 4 Dual 4-input LUTs
- 8 Flip Flops
- Carry chain
- Selectable clocks



DSP RBB


- MAC
- 22-bit pre adder
- 22x22 multiplier
- 48-bit post adder (accumulator)

EFLX1K/4K I/O RBB




Inputs and outputs can be pass-through or flopped

EFLX with APB Slave Interface



APB Slave Interface Details





- APB I/F part of programmable fabric
- Only takes 2 logic RBBs and 6 LUTs

All I/Os are pipelined between the APB bus and EFLX fabric for timing isolation:

APB Slave Interface Verilog Code

- Writes are 1 wait states due to pipelining
- Reads are 2 wait state2 due to pipelining


```
40
47
48 always @(posedge PCLK)
49 begin
50   if (PRESETn_r == 0)
51     begin
52       fsm <= 0;
53       wr_enable <= 0;
54       rd_enable <= 0;
55       PREADY <= 0;
56     end
57   else begin
58     case (fsm)
59     2'b00 : begin
60       if (!PSEL_r)
61         begin
62           fsm <= 2'b00;
63         end
64       else
65         begin
66           if (PWRITE_r == 1 & PENABLE_r == 0)
67             begin
68               rd_enable <= 1'b0;
69               wr_enable <= 1'b1;
70               PREADY <= 1'b1;
71               fsm <= 2'b01;
72             end
73           else if (PWRITE_r == 0 & PENABLE_r == 0)
74             begin
75               rd_enable <= 1'b1;
76               wr_enable <= 1'b0;
77               PREADY <= 1'b0;
78               fsm <= 2'b01;
79             end
80           end
81         end
82       end
83     2'b01 :
84     begin
85       if (PWRITE_r)
86         begin
87           rd_enable <= 1'b0;
88           wr_enable <= 1'b0;
89           PREADY <= 1'b0;
90           fsm <= 2'b00;
91         end
92       else
93         begin
94           rd_enable <= 1'b0;
95           wr_enable <= 1'b0;
96           PREADY <= 1'b0;
97           fsm <= 2'b10;
98         end
99       end
100    end
101    2'b10 : begin
102      fsm <= 2'b00;
103      PREADY <= 1'b0;
104    end
105  endcase
106 end
107 end
108 end
109
```




All I/Os to and from EFLX array are registered

APB 32-Bit GPIO Port

Fit into 1 EFLX1K Tile




APB Simple UART



APB 16550 UART


fit into 1 EFLX4K Tile




APB SPI Master

Fit into 1 EFLX4K Tile


EFLX Array




EFLX as an I/O Switch



APB 32-bit GPIO Example



APB Simple UART Example



```
78 end
79
80
81
82 // UART RX Logic
83 always @ (posedge rxclk /* or negedge PRESETn */)
84 if (PRESETn==0)
85 begin
86     rx_reg      <= 0;
87     rx_data     <= 0;
88     rx_sample_cnt <= 0;
89     rx_cnt      <= 0;
90     rx_frame_err <= 0;
91     rx_over_run <= 0;
92     rx_empty    <= 1;
93     rx_d1      <= 1;
94     rx_d2      <= 1;
95     rx_busy     <= 0;
96 end
97
98 else begin
99     // Synchronize the asynch signal
100    rx_d1 <= rx_in;
101    rx_d2 <= rx_d1;
102    // Uload the rx data
103    if (uld_rx_data)
104    begin
105        rx_data <= rx_reg;
106        rx_empty <= 1;
107    end
108    // Receive data only when rx is enabled
109    if (rx_enable)
110    begin
111        // Check if just received start of frame
112        if ( ! rx_busy && ! rx_d2)
113        begin
114            rx_busy <= 1;
115            rx_sample_cnt <= 1;
116            rx_cnt <= 0;
117        end
118        // Start of frame detected, Proceed with rest of data
119        if (rx_busy)
120        begin
121            rx_sample_cnt <= rx_sample_cnt + 1;
122            // Logic to sample at middle of data
123            if (rx_sample_cnt == 7)
124            begin
125                if ((rx_d2 == 1) && (rx_cnt == 0))
126                begin
127                    rx_busy <= 0;
128                end
129                else begin
130                    rx_cnt <= rx_cnt + 1;
131                end
132            end
133            // Start storing the rx data
134            if (rx_cnt > 0 && rx_cnt < 9)
135            begin
136                rx_reg[7] <= rx_d2;
137                rx_reg[6] <= rx_reg[7];
138                rx_reg[5] <= rx_reg[6];
139                rx_reg[4] <= rx_reg[5];
140                rx_reg[3] <= rx_reg[4];
141                rx_reg[2] <= rx_reg[3];
142                rx_reg[1] <= rx_reg[2];
143                rx_reg[0] <= rx_reg[1];
144            end
145            if (rx_cnt == 9)
146            begin
147                rx_busy <= 0;
148            end
149            // Check if last rx data was not unloaded,
150            rx_over_run <= (rx_empty) ? 0 : 1;
151        end
152    end
153 end
154 end
155 end
156 end
157 end
158 end
159 end
160 end
161 end
162 end
163 end
164 end
165 if ( ! rx_enable)
166 begin
167     rx_busy <= 0;
168 end
169 end
170 end
```

```
170
171 // UART TX Logic
172 always @ (posedge rxclk /*baudcnt[3] or negedge PRESETn */)
173 if (PRESETn==0)
174 begin
175     tx_reg      <= 0;
176     tx_empty    <= 1;
177     tx_over_run <= 0;
178     tx_out      <= 1;
179     tx_cnt      <= 0;
180     baudcnt     <= 0;
181 end
182
183 else if (baudcnt<4'hf)
184     baudcnt<=baudcnt+1;
185
186 else begin
187     baudcnt<=baudcnt+1;
188     if (ld_tx_data) begin
189         if ( ! tx_empty) begin
190             tx_over_run <= 0;
191         end else begin
192             tx_reg <= tx_data;
193             tx_empty <= 0;
194         end
195     end
196     if (tx_enable && ! tx_empty) begin
197         tx_cnt <= tx_cnt + 1;
198         if (tx_cnt == 0) begin
199             tx_out <= 0;
200         end
201         if (tx_cnt > 0 && tx_cnt < 9) begin
202             tx_out <= tx_reg[0];
203             tx_reg[0]<=tx_reg[1];
204             tx_reg[1]<=tx_reg[2];
205             tx_reg[2]<=tx_reg[3];
206             tx_reg[3]<=tx_reg[4];
207             tx_reg[4]<=tx_reg[5];
208             tx_reg[5]<=tx_reg[6];
209             tx_reg[6]<=tx_reg[7];
210         end
211         if (tx_cnt == 9) begin
212             tx_out <= 1;
213             tx_cnt <= 0;
214             tx_empty <= 1;
215         end
216     end
217     if ( ! tx_enable) begin
218         tx_cnt <= 0;
219     end
220 end
221 end
222 endmodule
```

Design Resource Usage and Performance

Design	LUT Utilization Percentage	LUTs	Flip Flops	IOs	Clock Domains	Clock Names	Max Frequency (MHz)			
							TSMC 40ULP tt1p1v25c_Typical	TSMC 28HPC+ tt0p9v25c_rctypical	TSMC 16FFC tt0p8v85c_rctypical	TSMC N7 tt0p75v25c_typical
APB 16550 UART	24.96%	629	48 inputs 243 outputs	43 outputs	1	pclk	76	306	430	493
APB simple UART	3.06%	77	15 inputs 63 outputs	10 outputs	2	rxclk	177 130	652 445	909 664	1303 878
SPI Master	2.62%	66	35 inputs 56 outputs	83 outputs	2	sclk pclk	136 205	516 956	760 1142	784 1360
32 bit GPIO APB	5.08%	128	43 inputs 130 outputs	64 outputs	1	PCLK	346	1644	2392	2433

Note: Performance is available for other process corners such as SS/TT/FF and -40 to 125C.