InferX AI Solution World Class AI in your SoC

InferX IP is linearly scalable (computed based on 5nm, 1 GHz)





InferX IP uses bandwidth efficiently in a shared-memory system



InferX IP scales to over 1000 TOPS for next-generation ultra-HD AI models



Other Nodes

Ask about AI benchmarks on other nodes such as N3 and 18A.

InferX #1 AI PPA

TOPS is a measure of PEAK AI throughput (2 times the number of Multiplier-Accumulator operations per second).

There are Dense TOPS and Sparse TOPS - Sparsity sacrifices accuracy. InferX TOPS are Dense TOPS.

What matters in your SoC is getting the inferences/second your application needs for the NN model and image size you want at the smallest silicon area and power.

As the data to the left shows, InferX outperforms Orin AGX using far fewer TOPS. InferX is more efficient. InferX is 4 to 10 times more inferences/second than Orin AGX for the same number of TOPS.

Adapt to New Models in Field

When you are designing your Al SoC you may be focused on beating Nvidia, but your IP options are DSP-derived VLIW architectures.

Unlike these other architectures, InferX is very programmable so it is possible to upgrade post-silicon, in the field to run any new operator and model that is created during the operating life of your chip.

InferX incorporates eFPGA as well as Tensor Processors. The eFPGA can be programmed to run anything.