# InferX<sup>™</sup> DSP Solution #1 PPA DSP IP & Software



# DSP Performance of the Fastest FPGAs at a fraction of \$/W

- ✓ Dozens of TeraMACs/sec. in 5nm (INT16 inputs, INT40 accumulation for accuracy)
- Real and Complex data types
- ✓ InferX uses 1-dimensional tensor processors (vector \* matrix) controlled by eFPGA
- Tensor processor (TPU) MACs are configurable: 128 int16 MACs or 512 int8 MACs
- ✓ An InferX TPU has ~10x the DSP performance of an EFLX DSP tile in ~1/4 the area
- EFLX eFPGA is a hard macro; InferX is soft IP delivered as RTL with constraints
- ✓ Scalable architecture from 1 TPU to 128+ with the same software flow
- ✓ High level software flow from Simulink to InferX Compiler to Verilog generation
- Streaming mode or packet mode
- Proven in silicon



### **Dozens of Use Cases**



## InferX DSP Benchmarks in N5 (128-16K MACs) & GF12 (128-2K MACs)

N5 1GHz	1 TPU 128 MACs	16 TPUs 2K MACs	128 TPUs 16K MACs
Complex INT16 1K/2K/4K FFT	500 MS/s (MegaSamples/sec)	8.5 GS/s (GigaSamples/sec)	68 GS/s (GigaSamples/sec)
Real INT16x16 FIR 256 taps	0.25 GS/s	4 GS/s	32 GS/s
Real INT16x16 FIR 4096 taps	16 MS/s	0.25 GS/s	2 GS/s
32x32 Complex INT16 Matrix Inversion	32x32 Complex INT16 Matrix Inversion		2.8M-Inv/sec
Area (est.)	0.8 mm <sup>2</sup>	3.6 mm <sup>2</sup>	28.8 mm <sup>2</sup>

GF12 250MHz	1 TPU 128 MACs	4 TPUs 512 MACs	16 TPUs 2K MACs	
Complex INT16 1K/2K/4K FFT	125 MS/s (MegaSamples/sec)	500 MS/s (MegaSamples/sec)	2 GS/s ( <u>GigaSamples</u> /sec)	
Real INT16x16 FIR 256 taps	60 MS/s	250 MS/s	960 MS/s	
Real INT16x16 FIR 4096 taps	4 MS/s	16 MS/s	64 MS/s	
Area 2 mm <sup>2</sup> (est.)		4 mm <sup>2</sup>	14 mm <sup>2</sup>	

We support InferX from 40nm to 18A: ask us for the node you need.

This is a subset of operators: ask about our full DSP library

# InferX<sup>™</sup> DSP Software Simulink Streaming or Packetized



# A fully featured software package for all program phases

DSP Systems Engineers: provides a fully integrated Simulink model library. Each block has a bit accurate model allowing System Designers to seamlessly launch time-domain simulations of the entire DSP pipelines.

System Integration and Verification: provides a cycle accurate simulation/verification environment. Also automatically does RTL generation, synthesis, and place+route to seamlessly allow full validation at the IP level.

SoC Architects: provides IP configuration options as well as full PPA metrics to support early analysis and optimization of SoC architectures.

## InferX DSP Software Overview



# InferX DSP Software Flow



# InferX<sup>™</sup> Hardware #1 PPA DSP IP in your SoC



# Fast streaming DSP at low cost and low power for your SoC

- ✓ INT16 inputs, INT40 accumulation for high accuracy; Real and Complex data types
- ✓ An InferX TPU has ~10x the DSP performance of an EFLX DSP tile in ~<sup>1</sup>⁄<sub>4</sub> the area
- GF22/12 & TSMC 40/28/16/12/7/6: 1-16 TPUs with existing EFLX eFPGA
- ✓ TSMC N5/4/3 & Intel18A: 1-128 TPUs or more with EFLX3.0 eFPGA with extra I/O
- Rapidly reconfigurable in a few microseconds (N5/N3/Intel18A)
- ✓ NOC/AXI bus interface to your SoC
- ✓ High DFT test coverage both DC and AC for high quality test; -40C to +125C Tj

# Scalable DSP Performance from 1 to 16 to 128 TPUs (N5 shown)



L2 Data Memory	Config. Mem	Config. Mem	L2 Data Memory
InferX TPU Accelerator 2 TMAC/s (int16) 16 TOPS (int8)	EFLX 4K Tile	EFLX 4K Tile	InferX TPU Accelerator 2 TMAC/s (int16) 16 TOPS (int8)
L2 Data Memory	Config. Mem	Config. Mem	L2 Data Memory
InferX TPU Accelerator 2 TMAC/s (int16) 16 TOPS (int8)	EFLX 4K Tile	EFLX 4K Tile	InferX TPU Accelerator 2 TMAC/s (int16) 16 TOPS (int8)
L2 Data Memory	Config. Mem	Config. Mem	L2 Data Memory
InferX TPU Accelerator 2 TMAC/s (int16) 16 TOPS (int8)	EFLX 4K Tile	EFLX 4K Tile	InferX TPU Accelerator 2 TMAC/s (int16) 16 TOPS (int8)
L2 Data Memory	Config. Mem	Config. Mem	L2 Data Memory
InferX TPU Accelerator 2 TMAC/s (int16) 16 TOPS (int8)	EFLX 4K Tile	EFLX 4K Tile	InferX TPU Accelerator 2 TMAC/s (int16) 16 TOPS (int8)
L2 Data Memory	DMAIF		L2 Data Memory

### **TSMC IP Alliance Member**

Flex Logix<sup>®</sup> is a TSMC IP Alliance Member based on the work it has done with TSMC over many years to develop IP meeting TSMC9000 compliance for design methodology, validation in silicon & documentation. Flex Logix has implemented IP in TSMC 40, 28, 16, 12 and 7nm; has started on 5nm; and has design files for 3nm. Dozens of customer chips are working in silicon with our IP; dozens more are in design.

### **GlobalFoundries Ecosystem Member**

Flex Logix<sup>®</sup> is an GlobalFoundries Ecosystem Member. Flex Logix has EFLX eFPGA and InferX IP available for GF22FDX and GF12. Dozens of customer chips are working in silicon with our IP and dozens more are in design.

### **Intel Foundry Services IP Alliance Member**

Flex Logix<sup>®</sup> is an Intel Foundry Services IP Alliance Member. Flex Logix has early access to Intel 18A design databases to implement EFLX eFPGA and InferX DSP/AI for a major mutual customer.





intel

# InferX AI Solution World Class AI in your SoC

InferX IP is linearly scalable (computed based on 5nm, 1 GHz)





#### InferX IP uses bandwidth efficiently in a shared-memory system



#### InferX IP scales to over 1000 TOPS for next-generation ultra-HD AI models

1024 TOPS HBM @ 320 GB/s 240 mm² 64 W (5nm)   Image: Comparison of the second of the					
YOLOvSIG – HD (1280-1280)     576 IF       YOLOVSIG – Ultra HD (1280-2560)     120 IF       ResNet50 – HD (1024-1024)     1950 IF       ResNet50 – Ultra HD (1024-1024)     232 IF       DETR 2020 (Transformer) – HD (1024-1024)     1950 IF       DETR 2020 (Transformer) – Ultra HD     120 IF	1024 TOPS HBM @ 820 GB/s 240 mm <sup>2</sup> 64 W (5nm)				
YOLOv516 - HD (1280-1280)     576 IF       YOLOv516 - Ultra HD     120 IF       Status     120 IF       Image: Status     120 IF					
YOLOV5IG - Ultra HD (5120-2560)     120 IF       ResNet50 - Ultra HD (1024-0024)     1950 IF       ResNet50 - Ultra HD (1024-0024)     232 IF       DETR 2020 (Transformer) - HD (1024-1024)     1950 IF       DETR 2020 (Transformer) - Ultra HD     1950 IF			(1111111111111111111111111111111111111	YOLOv5I6 – HD (1280×1280)	576 IP:
ResNet50 - HD (1024x1024)     1950 I       ResNet50 - Ultra HD (4096x2048)     232 IF       DETR 2020 (Transformer) - HD (1024x1024)     1950 I       DETR 2020 (Transformer) - Ultra HD     1950 I			 	YOLOv516 – Ultra HD (5120×2560)	120 IP:
ResNet50 - Ultra HD 232 IF   (4056x2048) DETR 2020 (Transformer) - HD 1950 IF   (1024x4024) DETR 2020 (Transformer) - Ultra HD 120 IF				ResNet50 – HD (1024x1024)	1950 IP
DETR 2020 (Transformer) - HD 1950 I   (1024x1024) DETR 2020 (Transformer) - Ultra HD 120 IF				ResNet50 – Ultra HD (4096x2048)	232 IP:
DETR 2020 (Transformer) – Ultra HD 120 IF		(11)))))))))))))))		DETR 2020 (Transformer) – HD (1024×1024)	1950 IP
				DETR 2020 (Transformer) – Ultra HD (2048x2048)	120 IP:

#### **Other Nodes**

Ask about AI benchmarks on other nodes such as N3 and 18A.

#### InferX #1 AI PPA

TOPS is a measure of PEAK AI throughput (2 times the number of Multiplier-Accumulator operations per second).

There are Dense TOPS and Sparse TOPS - Sparsity sacrifices accuracy. InferX TOPS are Dense TOPS.

What matters in your SoC is getting the inferences/second your application needs for the NN model and image size you want at the smallest silicon area and power.

As the data to the left shows, InferX outperforms Orin AGX using far fewer TOPS. InferX is more efficient. InferX is 4 to 10 times more inferences/second than Orin AGX for the same number of TOPS.

#### Adapt to New Models in Field

When you are designing your Al SoC you may be focused on beating Nvidia, but your IP options are DSP-derived VLIW architectures.

Unlike these other architectures, InferX is very programmable so it is possible to upgrade post-silicon, in the field to run any new operator and model that is created during the operating life of your chip.

InferX incorporates eFPGA as well as Tensor Processors. The eFPGA can be programmed to run anything.

Copyright Flex Logix 2023-2024.